



FROM CHIPS TO SYSTEMS - LEARN TODAY, CREATE TOMORROW

DEC 5 - 9, 2021 🔶 San Francisco, California



Yujun Lin, Mengtian Yang, Song Han

MIT







Bio

Yujun Lin is a Ph.D. student at MIT EECS, advised by Profesor Song Han. He received his M.S. degree from MIT in 2020 and B.Eng degree from Tsinghua University in 2018.

His research focuses on the intersection of efficient deep learning and accelerator architecture design.





Accelerating Deep Learning Computing







Neural Architecture

Accelerator Architecture

• Both neural architecture and accelerator architecture design are important to enable specialization and acceleration



Data Driven Approach is Desirable

- Given the huge design space, data-driven approach is desirable, where new architecture design evolves as new designs and rewards are collected
- Hardware-aware Neural Architecture Search (NAS) and auto compiler optimization (e.g., autoTVM)
 - Only focus on off-the-shelf hardware
 - Neglect the freedom in the hardware design space



Design Spaces



	Key Dimensions
Accelorator	Local Buffer Size, Global Buffer Size, #PEs
Accelerator	Compute Array Size, PE Connectivity
Compiler	Loop Orders, Loop Tiling Size, Dataflow
Neural	#Layers, #Channels, Kernel Size, Bypass
Network	(Input / Weight) Quantization Precision



Design spaces are tightly entangled

 Correlation between design spaces is complicated, and <u>varies</u> <u>from accelerator to accelerator</u>





Joint Search Accelerator and Neural Network

 Searching accelerator and neural architecture in <u>one</u> <u>optimization loop</u> offers highly matched solutions





Architecture Design Spaces

	Key Dimensions	
Accolorator	Local Buffer Size, Global Buffer Size, #PEs	Architectural Sizing
Accelerator	Compute Array Size, PE Connectivity	Connectivity Parameters
Compiler	Loop Orders, Loop Tiling Size, Dataflow	
Neural	#Layers, #Channels, Kernel Size, Bypass	
Network	(Input / Weight) Quantization Precision	



Architecture Design Spaces

		Key Dimensions	
	Accelerator	Local Buffer Size, Global Buffer Size, #PEs	Architectural Sizing
	Accelerator	Compute Array Size, PE Connectivity	Connectivity Parameters
	Compiler	Loop Orders, Loop Tiling Size, Dataflow	
	Neural Network	#Layers, #Channels, Kernel Size, Bypass	
		(Input / Weight) Quantization Precision	

How to embed these design dimensions for searching?



Convolution Loop Nests

 Convolution loop nests can be divided into two parts: <u>temporal mapping</u> and <u>spatial parallelism</u>

	For R in range(R / R):	
	<pre>For _S in range(S / S):</pre>	
	For _C in range(C / T_C):	Loop Liling
	For Y' in range(Y' / T_Y'):	
	For _X' in range(X' / T_X'):	
	For r in range(R): Mapping	
	For s in range(S):	
	For _k in range(K / 16):	Loon Ordor
	For $_y'$ in range(T_Y'):	
	<pre>For _x' in range(T_X'):</pre>	
ation	For _c in range(T_C / 16):	
Ν	Parallel-For _m in range(16):	Hardwara Darallalian
	Parallel-For _n in range(16):	
К	c = -c + 1c + -c + 16;	
С	$\mathbf{K} = \mathbf{K} \wedge 10;$	
(Y')	$\begin{array}{c} \mathbf{y}^{\prime} = 1^{\prime} \wedge 1_{1}^{\prime} + \mathbf{y}^{\prime} \\ \mathbf{y}^{\prime} = \mathbf{y}^{\prime} \star \mathbf{T} \mathbf{y}^{\prime} + \mathbf{y}^{\prime} \\ \end{array}$	
	$ \begin{array}{c} x & - \underline{x} \\ y & = y' + r - R \end{array} $	
(X [*])	y - y + 1 = 1	
R	psum[b,k,v',x'] += acts[b,x,v,x]	
S	* wgts[k,c,y,x];	

-	
Tensor Dimension	Notation
Batch	N
Output Channel	К
Input Channel	С
Input Row (Output Row)	Y (Y')
Input Column (Output Column)	X (X')
Kernel Row	R
Kernel Column	S



From Computation Loops To Hardware

- Spatial parallelism determines the PE connectivity
 - e.g., C (in channels) indicates reduction of partial sum registers
 - e.g., K (out channels) indicates forward of input feature registers



For _R in range(R / R): For S in range(S / S):	
For _C in range(C / T_C):	
For Y' in range (Y' / T_Y') :	
For _X' in range(X' / T_X'):	
- For r in range (R) :	Mapping
For s in range(S):	
For _k in range(K / 16):	
For $_y'$ in range(T_Y'):	
For x' in range(T_X'):	
For _c in range(T_C $/ 16$):	
Parallel-For _m in range(16)):
Parallel-For _n in range(16)	• : HVV
$c = _C * T_C + _c * 16;$	
k = k * 16;	
$\mathbf{y'} = \mathbf{y'} \star \mathbf{T} \mathbf{y'} + \mathbf{y'};$	
x' = X' * T X' + x';	
y = y' + r - R;	
x = x' + s - S;	
psum[b, k, y', x'] += acts[b]	,x,y,x]
* wqts[]	<pre>k, C, y, x];</pre>



Encoding Accelerator and Mappings



Hardware Encoding Vector

Array	PE Level	
Loop Orders	Tiling Sizes	Loop Orders

Sizes

Dims

#Dim

#PEs

width

Buffer SizeBuffer Size

Mapping Encoding Vector

58







Accelerator Architecture Search

1. <u>Random sample</u> accelerator candidates based on multivariate normal distribution $N(\mu_A, \sigma_A, \Sigma_A)$



for each accelerator

candidates from NN

benchmarks

1.

Neural Accelerator Architecture Search





candidates based on

multivariate normal

2.

Neural Accelerator Architecture Search







Compiler Mapping Search

- 3. Decode encoding vectors to hardware description;
- <u>Evaluate</u> Energy-Delay-Product (EDP) for <u>each pair</u>
 <u>of</u> accelerator candidate and its mapping candidate





Compiler Mapping Search

5. Update μ_M , σ_M , Σ_M to increase the likelihood around best fits







Accelerator Architecture Search

 Select best fits based EDP using corresponding searched mappings



Accelerator Architecture Search

3. Update μ_A , σ_A , Σ_A to increase the likelihood around best fits







- Index-based Encoding
 - Increment/Decrement of index value does not convey any physical information

Non-Numerical Parameter Loop Orders	Numerical Encoding Value Index
CRXKYS	0
CXYRSK	1
•••	



Hardware Encoding Vector										Ma	appin	ig End	codin	g Veo	ctor				
L2	L1	#PE	BW	/#D	Dim	Din	n Size	s F	Parall	el Din	าร	L¢	op O	rders		Tiling	Size	s	Loop Orders
Parallel Dims									Loop	Orde	r		1						
			Γ	К		С	Y'	X'	R	S	Dimens	sion	К	С	Y'	X'	R	S	1
				4		6	2	2	3	1	Importa	nce	3	5	2	4	5	1	

- Importance-based Encoding
 - 1. Fix the dimension position in the encoding vectors
 - 2. Optimizer assigns numerical *importance* to these dimensions
 - by random sampling based on multivariate normal distribution, the same as other numerical parameters such as array sizes





- Importance-based Encoding
 - 3. <u>Sort</u> the dimensions by the importance value in decreasing order







Evaluation

- Design Spaces of NAAS
 - 4 resource constraints: EdgeTPU, NVDLA, Eyeriss, ShiDianNao
 - NAAS searches #PEs at stride of 8, buffer sizes at stride of 16B, array sizes at stride of 2
- CNN Benchmarks
 - Classic large-scale networks: VGG16, ResNet50, UNet
 - Light-weight mobile networks: MobileNetV2, SqueezeNet, MNasNet
- Evaluation Settings
 - Large-scale NN with more hardware resources (EdgeTPU, NVDLA with 1024 PEs)
 - Light-weight NN with limited hardware resources (ShiDianNao, Eyeriss, NVDLA with 256 PEs)



Learning Curves



- As the optimization continues, the EDP mean of NAAS candidates decreases.
- NAAS gradually improves the range of hardware selections.



Search Beyond Architecture Sizing



 Compared to searching the architectural sizing only (e.g., NASAIC, NHAS), searching the connectivity parameters and mapping strategies as well achieves considerable EDP reduction.



NAAS offers better solution than baseline





Jointly Optimize NN, Mapping, Accelerator



```
For epoch_naas in range(max_naas_epochs):
accelerators = NAAS generate hardware()
For hw in accelerators:
  For epoch ofa in range(max ofa epochs):
    networks = OFA generate networks(accuracy)
    For nn in networks:
      map = NAAS optimize mappings(hw, nn)
      edp = NAAS_get_edp(hw, nn, map)
      OFA update optimizer(nn, edp)
      best nn, best map, best edp = OFA update best(nn, map, edp)
 NAAS update_optimizer(hw, best_nn, best_map, best_edp)
```



Evaluation

- Design Space of NAS
 - Once-For-All ResNet NAS
 - 3 width multiplier choices: 0.65, 0.8, 1.0
 - 18 residual blocks at maximum
 - 3 reduction ratios in each residual block: 0.2, 0.25, 0.35
 - Input image size ranges from 128 to 256 at strid of 16



Top-1 Accuracy vs. Normalized EDP







Compared to NASAIC

Search Approach	Arch	Cifar-10 Accuracy	Latency (cycles)	Energy (nJ)	EDP (cycles-nJ)	
NASAIC	NVDLA	93.2	205	1.00	2014	
	ShiDianNao	91.1	262	163	5614	
NAAS	NVDLA	93.2	8e4	2e9	2e14	

Search Approach	Co-Search Cost (Gds)	NN Training Cost (Gds)	Total Cost (Gds)	AWS Cost	CO2 Emission
NASAIC	6000N	16 N	6000N	\$ 441, 000N	41, 000N lbs
NHAS	12+4N	16 N	12+20N	\$ 1, 500N	150N lbs
NAAS	<0.25N	50	< 50 + 0.25N	<\$18N	< 2N lbs

- Gds: GPU days. N: the number of deployment scenarios.
- AWS cost \$75/Gd, CO2 emission is 7.5 lbs/Gd.



- Design spaces of hardware, compiler, and neural networks are tightly entangled, joint-optimization is better than separate optimization.
- Optimize both numerical parameters and non-numerical parameters, such as PE connectivity and loop order. Importance-based encoding helps optimize non-numerical parameters.



